Low output ripple DC-DC converter based on an overlapping dual asymmetric half-bridge topology by Liu, JCP et al.
1956 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 22, NO. 5, SEPTEMBER 2007
Low Output Ripple DC–DC Converter Based on an
Overlapping Dual Asymmetric Half-Bridge Topology
Joe C. P. Liu, Member, IEEE, N. K. Poon, Member, IEEE, Bryan M. H. Pong, Senior Member, IEEE, and
C. K. Tse, Fellow, IEEE
Abstract—A new converter topology is described for applications
requiring very low output current ripple. The proposed converter
consists of two asymmetric half-bridge converters whose output
voltages overlap in a finite interval of time. This converter pro-
vides well regulated and smooth dc output without the need of
an output filter. The output voltage is regulated by direct ampli-
tude modulation. Unlike the standard interleaved converters, the
proposed converter is robust to input voltage and operating duty
cycle variations. Furthermore, equal current sharing is automati-
cally achieved under all conditions, thus ensuring full utilisation of
the output rectifiers for wide input and output ranges. The circuit
achieves zero-voltage turnon for all primary switches and zero-cur-
rent turnoff for the output rectifiers. An isolated dc–dc converter
prototype with 5-V output voltage and 20-A output current has
been built to verify the design.
Index Terms—DC–DC converter, half-bridge converter, low
output ripple, zero-current turnoff, zero-voltage turnon.
I. INTRODUCTION
LOW output current ripple is an important design criterionfor dc–dc converters, especially for low-voltage applica-
tions. The removal of current ripple is traditionally achieved by
output filtering. However, output filtering incurs significant loss
which lowers the efficiency of the converter. Also, in practice,
output filters take up considerable amount of space and limit the
operating temperature. If high-capacity electrolytic capacitors
are used, the converter may suffer a reduced life-time. Recently,
parallel-connected dc–dc converters with interleaved operating
cycles have been a popular design choice for achieving smooth
dc output [1]–[4]. However, interleaving can satisfactorily re-
duce output current ripple only for a narrow range of operating
points and the cancellation process is sensitive to input voltage
and operating duty cycle variations. Alternatively, a two-stage
converter has been proposed to provide low-ripple output [5].
However, the additional cascaded buck regulating stage in-
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Fig. 1. Basic circuit topology of the proposed low-ripple output dc–dc
converter.
evitably lowers the overall conversion efficiency. In this paper
we propose a new converter topology which provides smooth dc
output for wide ranges of input and load conditions, using very
small output filters. The circuit, consisting of two overlapping
asymmetric half-bridge converters, is easy to implement, in-
sensitive to input voltage and operating duty cycle changes, and
naturally achieves zero-voltage turnon of primary switches and
zero-current turnoff of output rectifiers. The rest of the paper is
organized as follows. We will introduce the basic topology in the
next section, and describe the detailed operation in Section III.
Experimental verification will be presented in Section V.
II. OPERATING PRINCIPLE OF NEW LOW-RIPPLE
DC–DC CONVERTER
The proposed converter topology is conceptually shown in
Fig. 1. It consists of two identical asymmetric half-bridge con-
verters [6], [7] with their outputs connected in parallel. Referring
to Fig. 1, and in converter A are driven asymmetrically
with duty cycle always less than 0.5. The gate drive signals for
the switches are shown in Fig. 2(a). Note that a dead time is
introduced to prevent cross conduction between and , as
well as to allow zero-voltage turnon of the two switches [8]–[11].
When is on, capacitor is charged up by the magnetizing
current of . At the same time, the polarity of is arranged
such that is off. Proper design of the magnetizing inductance
of will enable to turn on at zero voltage after is off.
The energy stored in will then discharge through the primary
winding of and , and be coupled to the secondary circuit
with forward biased. At this moment, the output voltage
is equal to which is simply , where is the turns ratio
of the output winding to the primary winding of .
The operation of converter B is the same as that of converter
A, with the gate drive signals for and in anti-phase to those
of and . The gate drive signals arrangement for ,
0885-8993/$25.00 © 2007 IEEE
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Fig. 2. Driving signals for the primary switches, transformer secondary volt-
ages and output voltage, showing the key feature of overlapping intervals.
and makes sure that the on-periods of and always
overlap for two intervals of duration when the duty cycle
is less than 0.5, as illustrated in Fig. 2. Here we assume that
is much less than the switching period and thus can be ignored.
The overlapping interval is the key feature of the proposed
topology which ensures that there is always a dc voltage, equal
to either or . If and are large enough, then
the output voltage is a smooth and constant dc voltage whose
magnitude is given by
(1)
(2)
where is the duty cycle and is the turns ratio of transformers
and . Note that the dynamic range of is from 0 to 0.5.
It is worth noting that since the two converters are identical
and symmetrically connected, the currents shared by the two
output rectifiers are equal under all conditions, thus ensuring
full utilization of the output rectifiers.
III. CIRCUIT OPERATION
In this section we describe the detailed operation of the pro-
posed converter, taking into account the effects of the parasitic
components such as the magnetizing and leakage inductances of
the main transformers. We will show that with a proper choice of
the primary series capacitors, the output rectifiers can be turned
off at zero current. This greatly reduces the switching loss and
reverse recovery loss of the output rectifiers.
Fig. 3 shows the detailed circuit schematic of the proposed
converter. It should be noted that an output filter consisting of
an inductor and a capacitor has been included. However,
unlike conventional output filters which are required to filter
out the rectified square voltage pulse in order to provide smooth
dc output, this output filter is simply required to remove un-
wanted high-frequency voltage ringings and the ripple voltage
reflected from and . Thus, the size of this output filter can
be much smaller than that of conventional output filters.
Fig. 3. Detailed circuit schematic of the proposed low-ripple output dc–dc con-
verter including transformer magnetizing and leakage inductances and a very
small output filter.
The gate drive signals for the switches, as described in
Section II, produce pulsating voltages and across the
primary windings of transformers and and their series
connected dc blocking capacitors and , as indicated in
Fig. 3.
A. Current Commutation During Overlap Periods
Due to the presence of leakage inductances of and , the
output load current commutes from one converter to the other
during each overlap period. The detailed waveforms with com-
plete current commutation during the overlap period are shown
in Fig. 4. Such commutation allows the output rectifiers to turn
off at zero current. At , the output current starts to commutate
from converter B to converter A and ends at , and likewise
the output current starts to commutate from converter A to con-
verter B at and ends at .
The average current commutation rate depends on the
average voltage across the two leakage inductors and
. It is equal to the average voltage difference, ,
between and reflected to the secondary sides during the
commutation periods. With is
given by
(3)
The commutation ends when the output current is completely
taken over by the other converter. The commutation time is
given by
(4)
The condition that ensures complete current commutation is that
should be less than the overlap period , i.e.,
(5)
Thus, the condition for complete current commutation is given
by
(6)
The essential parameter can be calculated by first finding
the current flowing through and . The current waveforms
and for capacitor and are shown in Fig. 4. It
can be observed that the capacitor current is equal to the dif-
ference between the two current components, namely, the mag-
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Fig. 4. Detailed operating waveforms showing commutation between converters during overlap periods.
netizing current and the reflected output current of the corre-
sponding transformers and converters. Suppose
and . Referring to the capacitor current
waveforms shown in Fig. 4, we can readily show that
(7)
where is the peak-to-peak value of the magnetizing cur-
rent. Solving (3), (6), and (7), we get
(8)
where
Since (6) has to be satisfied in order to ensure complete current
commutation, the blocking capacitance should satisfy
(9)
Usually, since is small by design, the commutation time
can be approximated as
(10)
which provides important information on the characteristics
of . Specifically, can be considered as constant and in-
dependent of the output current and input voltage when the
magnetizing ripple current is insignificant compared to its dc
component.
B. Output Ripple Current Analysis
At any time other than the commutation period, only one con-
verter is supplying current to the load. Referring to Fig. 4, from
to , the dc blocking capacitor is discharged by the re-
flected output current and at the same time charged by the mag-
netizing current of . To estimate the rate of change of the ca-
pacitor voltage, we assume that the output peak-to-peak ripple
current is small compared to the output current . Thus,
the magnetizing current is approximately equal to 2, i.e.,
(11)
The voltage drop across the output inductor and the leakage
inductance is imply the reflected voltage of minus the
output voltage . Since the output voltage is regulated, the
output inductor current is given by
(12)
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Fig. 5. Conventional topologies for comparison. (a) Interleaved dual forward
topology. (b) Interleaved dual half-bridge topology.
Since is equal to the average voltage across during the
conduction interval, we can solve (12) to get the output current
from which we have
(13)
Thus, we see that the ripple current is proportional to the output
current and is insensitive to variation of the input voltage. Also,
the ripple current amplitude can be reduced by increasing the
inductance of the output filtering inductor and maximizing the
capacitance of the dc blocking capacitor in accordance with (9)
in order to maintain the zero-current turnoff condition for the
output rectifier.
IV. COMPARISON WITH CONVENTIONAL TOPOLOGIES
Low-ripple dc–dc converters have been widely discussed in
the literature. Two topologies from directly interleaving two
dc–dc converters are particularly popular, i.e., the interleaved
dual forward topology and the interleaved dual half-bridge
topology for low power and medium-high power applications,
respectively, as shown in Fig. 5. Both topologies require
an additional second-stage filter. Comparing our proposed
topology with these conventional ones, we can make several
observations, as described below.
A. Power Component Counts
First of all, the power component count in the proposed
topology is less. Our proposed topology has nine power com-
ponents, including four primary-side MOSFETs, two isolation
transformers, two output rectifiers, and one small output filter
choke. The interleaved dual forward topology has 10 power
components, including two primary-side MOSFETs, two isola-
tion transformers, four output rectifiers, and two small output
filter chokes. The interleaved dual half-bridge topology has 12
power components, including four primary-side MOSFETs,
two isolation transformers, four output rectifiers, and two small
output filter chokes.
B. Utilization of Power Transformers
The main transformers and work as both a flyback
and a forward transformer. Referring to Converter A in Fig. 3,
when the high-side switch is turned on, energy is transferred
from the input to the magnetizing inductance of transformer ,
and also to the dc blocking capacitor . Energy transfer to the
output takes place when is turned on. Thus, works as a fly-
back transformer. At the same time when is on, the energy
stored in is transfered to the magnetizing inductance as well
as to the output. In this sense, also works as a forward-type
transformer, as it transfers energy directly to the output from
when is turned on. A likewise operation can be found in Con-
verter B and transformer . Moreover, the flyback operation
of the main transformers simplifies the output circuit configu-
ration, as compared to the conventional dual forward topology.
Only one rectifier is needed for each converter at the output in
our proposed topology.
C. Device Stresses and Main Losses
To compare the stresses on the devices, we consider the
voltage on the primary switches and the mean squared values
of the primary and secondary switch currents.
For the interleaved dual forward topology, the voltage stress
on the primary switch is 1-D and hence can be very high
at large duty cycles. It is readily shown that the mean squared
primary switch current is , where is the average input
current and 0.5 normally. The mean squared currents for
the two secondary switches are and , where
is the output current.
For the interleaved dual half-bridge topology, the voltage
stress is equal to , which is a reasonable figure. The mean
squared current of each of the primary switches is , where
0.5. Moreover, the mean squared current of each of the
two secondary switches is 0.25 1-2D .
For the proposed topology, the voltage stress is same as that
of the interleaved dual half-bridge topology, which is lower than
that of the interleaved dual forward topology. It can be readily
shown that the mean squared currents in the primary switches
are and 1-D . Thus, we see that the current stress
in one of the primary switches can be lower than that in the
conventional interleaved topologies since . Moreover,
the mean squared current in each of the secondary switches is
2 2 3 .
To probe further into the current stresses in the secondary
switches, we may compare the conduction losses in the inter-
leaved dual half-bridge topology and the proposed topology. For
a fair comparison we assume that the sizes of the devices used
in both topologies are identical. Suppose is the on-resistance
of each of the rectifiers (typically synchronous rectifiers) used
in the interleaved dual half-bridge topology. Then, the on-resis-
tance of each of the rectifiers used in the proposed topology will
be 2. Therefore, the total conduction loss in the rectifiers for
the interleaved dual half-bridge topology is
Rectifier Loss
(14)
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Fig. 6. (a) Control circuit schematic and (b) photo of the converter.
and that of the proposed topology is
Rectifier Loss (15)
Clearly, the two topologies have the same loss for 0.5
and 0. Also, the rectifier loss in the interleaved dual half-
bridge topology decreases with , whereas that in the proposed
topology is independent of . However, when low output ripple
is required, must be kept very close to 0.5.
Finally, the proposed topology provides ZVS in the primary
switches and ZCS in the output rectifiers, whereas the two con-
ventional interleaved topologies do not. The loss due to trans-
former leakage in the proposed topology is recovered, whereas
that in the two conventional interleaved topologies is dissipated.
This further reduces the overall loss in the proposed topology.
V. EXPERIMENTAL VERIFICATION
A dc–dc converter using the afore-described topology has
been built and tested. The input range is 36 to 72 V, the output
voltage is 5 V, and the output current is 20 A (i.e., 100 W
output power). To improve the efficiency, we have employed
active diode technology for realizing the output rectifiers
and [12], [13]. The control circuit of the prototype is real-
ized by a push-pull PWM controller UCC3808A, as shown in
Fig. 6. Each output of the push-pull controller is divided into two
asymmetric signals by logic inverter gates to drive the upper and
lower switches. The dead time for ensuring zero-voltage turnon
operation is implemented by an RC delay circuit. Furthermore,
a current-mode control scheme is employed to control the mag-
netizing current of the two transformers by sensing and .
This control effectively balances the output currents from the
two converters as the magnetizing current is proportional to the
output current.
A. Selection of Components
First of all, from (2), the transformer turns ratio for and
should satisfy 2 , where is the
minimum input voltage and is about 36 V in this case. Thus,
0.278. In our circuit, we set 0.347.
To prevent transformer core saturation, the magnetizing in-
ductance at primary side, the number of turns at primary
side and effective core area should satisfy
(16)
where is the flux density of the core, is the peak
primary magnetizing current, and is the saturation flux
density. In our circuit, the cores used are RM10 and the core
material is 3C96 from Ferroxcube. The magnetizing induc-
tances and are 75 H and the measured output
leakage inductance is 101 nH (including connection
wiring to the output synchronous rectifiers and ). The
number of primary turns is 14, and the effective area
is 96.6 mm . The calculated peak primary magnetizing
current is 4.323 A, corresponding to maximum input
voltage. The calculated core flux density is 0.257 T, which is
well below 0.43 T for this material.
The maximum reverse voltage of the output rectifiers is .
At maximum input voltage (72 V) and 0.347, the required
minimum reverse breakdown voltage of the rectifiers is 24.98 V.
In our circuit, we choose MOSFET HUF76145P3 for and
, which has a reverse breakdown voltage of 30 V and on-re-
sistance of 4.5 m .
The switching frequency is set to 100 kHz and the output
voltage is regulated at 5 V. To ensure zero-current turnoff of
the output rectifiers, and should be less than 1.151 F at
36 V dc input. For practical purposes, 1 F metallized capaci-
tors are employed. The inductance and capacitance of the output
small filter are 900 nH and 100 F (ceramic capacitor), re-
spectively.
B. Results
Fig. 7 shows the measured waveforms of , the gate
drive signals of and , the current of and of
at minimum and maximum inputs as well as light and
full load conditions. The output inductor current waveforms
are parabolic that matches with (12). The waveform of
clearly shows that it falls to zero before turns off in all cases.
The measured parameters, and , are compared with the
calculated values, as shown in Table I. The results show that
the derived equations provide good estimation of the commu-
tation time and output ripple current amplitude. It can also be
observed that the measured output ripple current is insensitive
to input voltage variations, which is consistent with (13).
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Fig. 7. Measured waveforms of V ; V ; I ; I , and gate drive signals of S and S for different input and output conditions.
TABLE I
SUMMARY OF COMPARISON OF MEASURED AND CALCULATED RESULTS
The conversion efficiencies of the prototype measured at the
nominal input of 48 V dc are 93.12%, 93.056% and 90.33% at
output current of 5, 10, and 20 A, respectively. The output ripple
waveform (with noise) is shown in Fig. 8. With a small filter, the
measured peak-to-peak output voltage ripple is 6.6 mV. Taking
into account the high frequency voltage spike, the measured
peak-to-peak ripple is 28.4 mV. Finally, Fig. 9 shows the zero-
voltage turnon waveform of with the drain voltage fallen to
zero before the gate drive signal takes on.
VI. CONCLUSION
A new dc–dc converter using a dual asymmetric half-bridge
topology has been proposed for achieving very low output ripple
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Fig. 8. Measured output ripple voltage for V = 48 V and I = 20 A. Vertical
scale: 20 mV/div.
Fig. 9. Verification of zero-voltage switching of S .
voltage. The proposed converter requires a very small output
filter that improves the conversion efficiency. High efficiency
is maintained as a result of zero-current turnoff of the output
rectifiers especially when synchronous rectifiers are used. The
symmetric structure of the proposed converter also guarantees
equal current sharing of the two rectifiers, thereby maximizing
their utilization. Experimental results show that the output ripple
current is reduced 9 times in the worst case when compared
with a two-phase isolated interleaved converter, and about 13.12
times when compared with a single-ended forward converter op-
erating with the same output filter and at the same switching fre-
quency. The measured results are consistent with the analytical
equations. The low output-ripple converter topology described
in this paper has been granted a U.S. patent [14].
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